Cadence Design Systems Saiba mais

Esta página apresenta uma lista de perfis públicos de Cadence Design Systems. Para incluir o seu perfil aqui, defina a sua afiliação a Cadence Design Systems e valide um endereço de email nesta instituição. ocultar
Chuck Alpert

Chuck Alpert

Fellow, Cadence Design Systems
Email confirmado em cadence.com
Citado por 11078
Electronic Design Automation Physical Design
Jose A. Martinez

Jose A. Martinez

Cadence Design Systems
Email confirmado em cadence.com
Citado por 6550
Model Order Reduction Nonlinear Model Order Reduction Micro-Opto-Electro-Mechanical Modeling and …
Zhuo Li

Zhuo Li

Software Engineering Director, Cadence
Email confirmado em cadence.com
Citado por 5080
Electronic Design Automation Computer Aided Design VLSI Physical Design Algorithms
Xu Wang

Xu Wang

Cadence Design Systems
Email confirmado em cadence.com
Citado por 4956
Photonics Electronic Design Automation
Zvonimir Z Bandic

Zvonimir Z Bandic

Vice President, CPU R&D, Cadence Design Systems
Email confirmado em cadence.com
Citado por 4076
Next Gen. Platforms ECC and wear leveling for ReRAM and PCM … ECC/Coding Machine Learning Analog and Digital Circuits
Ashish Srivastava

Ashish Srivastava

Cadence Design Systems, Inc.
Email confirmado em cadence.com
Citado por 2646
Mathematical Optimization Machine Learning Algorithms VLSI-CAD
Natarajan Viswanathan

Natarajan Viswanathan

Software Architect, Cadence Design Systems
Email confirmado em cadence.com
Citado por 2645
Electronic Design Automation VLSI Physical Design Floorplanning Placement Clocking
Alexandre Silva

Alexandre Silva

cadence
Email confirmado em cadence.com
Citado por 1890
metamaterials - plasmonics - antennas …
Takao Inoue

Takao Inoue

Principal Software Engineer, Cadence Design Systems
Email confirmado em cadence.com
Citado por 1339
wireless communications signal processing system simulation technologies
Vivek Chickermane

Vivek Chickermane

Distinguished Engineer, Cadence Design Systems
Email confirmado em cadence.com
Citado por 1337
VLSI Design Design for Test Logic Synthesis Hardware Security Computer Architecture
1 - 10