Obserwuj
Avinoam Kolodny
Avinoam Kolodny
Professor of Electrical and Computer Engineering, Technion
Zweryfikowany adres z ee.technion.ac.il - Strona główna
Tytuł
Cytowane przez
Cytowane przez
Rok
TEAM: Threshold adaptive memristor model
S Kvatinsky, EG Friedman, A Kolodny, UC Weiser
IEEE transactions on circuits and systems I: regular papers 60 (1), 211-221, 2012
9832012
MAGIC—Memristor-aided logic
S Kvatinsky, D Belousov, S Liman, G Satat, N Wald, EG Friedman, ...
IEEE Transactions on Circuits and Systems II: Express Briefs 61 (11), 895-899, 2014
9452014
VTEAM: A general model for voltage-controlled memristors
S Kvatinsky, M Ramadan, EG Friedman, A Kolodny
IEEE Transactions on Circuits and Systems II: Express Briefs 62 (8), 786-790, 2015
8902015
QNoC: QoS architecture and design process for network on chip
E Bolotin, I Cidon, R Ginosar, A Kolodny
Journal of systems architecture 50 (2-3), 105-128, 2004
8112004
Memristor-based material implication (IMPLY) logic: Design principles and methodologies
S Kvatinsky, G Satat, N Wald, EG Friedman, A Kolodny, UC Weiser
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (10 …, 2013
7352013
Interconnect-power dissipation in a microprocessor
N Magen, A Kolodny, U Weiser, N Shamir
Proceedings of the 2004 international workshop on System level interconnect …, 2004
6152004
MRL—Memristor ratioed logic
S Kvatinsky, N Wald, G Satat, A Kolodny, UC Weiser, EG Friedman
2012 13th International Workshop on Cellular Nanoscale Networks and their …, 2012
3752012
Memristor-Based Multilayer Neural Networks With Online Gradient Descent Training
SK Daniel Soudry, Dotan Di Castro, Asaf Gal, Avinoam Kolodny
IEEE transactions on neural networks and learning systems 26 (10), 2408-2421, 2015
3132015
Performance, power efficiency and scalability of asymmetric cluster chip multiprocessors
TY Morad, UC Weiser, A Kolodnyt, M Valero, E Ayguade
IEEE Computer Architecture Letters 5 (1), 14-17, 2006
3072006
Analysis and modeling of floating-gate EEPROM cells
A Kolodny, STK Nieh, B Eitan, J Shappir
IEEE Transactions on Electron Devices 33 (6), 835-844, 1986
2261986
Memristor-based IMPLY logic design procedure
S Kvatinsky, A Kolodny, UC Weiser, EG Friedman
2011 IEEE 29th International Conference on Computer Design (ICCD), 142-147, 2011
2032011
HNOCS: modular open-source simulator for heterogeneous NoCs
Y Ben-Itzhak, E Zahavi, I Cidon, A Kolodny
2012 international conference on embedded computer systems (SAMOS), 51-57, 2012
1552012
Many-core vs. many-thread machines: Stay away from the valley
Z Guz, E Bolotin, I Keidar, A Kolodny, A Mendelson, UC Weiser
IEEE Computer Architecture Letters 8 (1), 25-28, 2009
1442009
Cost considerations in network on chip
E Bolotin, I Cidon, R Ginosar, A Kolodny
Integration 38 (1), 19-42, 2004
1402004
Logic operations in memory using a memristive Akers array
Y Levy, J Bruck, Y Cassuto, EG Friedman, A Kolodny, E Yaakobi, ...
Microelectronics Journal 45 (11), 1429-1437, 2014
1262014
Effective radii of on-chip decoupling capacitors
M Popovich, M Sotman, A Kolodny, EG Friedman
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16 (7), 894-907, 2008
1112008
The power of priority: NoC based distributed cache coherency
E Bolotin, Z Guz, I Cidon, R Ginosar, A Kolodny
First International Symposium on Networks-on-Chip (NOCS'07), 117-126, 2007
1032007
Models of memristors for SPICE simulations
S Kvatinsky, K Talisveyberg, D Fliter, A Kolodny, UC Weiser, EG Friedman
2012 IEEE 27th Convention of electrical and electronics engineers in Israel, 1-5, 2012
992012
Routing table minimization for irregular mesh NoCs
E Bolotin, I Cidon, R Ginosar, A Kolodny
2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6, 2007
992007
The desired memristor for circuit designers
S Kvatinsky, EG Friedman, A Kolodny, UC Weiser
IEEE Circuits and Systems Magazine 13 (2), 17-22, 2013
962013
Nie można teraz wykonać tej operacji. Spróbuj ponownie później.
Prace 1–20