Segui
Kamakoti Veezhinathan
Kamakoti Veezhinathan
Professor, Department of Computer Science, IIT Madras
Email verificata su cse.iitm.ac.in - Home page
Titolo
Citata da
Citata da
Anno
Constructing online testable circuits using reversible logic
SN Mahammad, K Veezhinathan
IEEE transactions on instrumentation and measurement 59 (1), 101-109, 2009
2002009
Efficient building blocks for reversible sequential circuit design
SKS Hari, S Shroff, SN Mahammad, V Kamakoti
2006 49th IEEE International Midwest Symposium on Circuits and Systems 1 …, 2006
1122006
Shakti-T: A RISC-V processor with light weight security extensions
A Menon, S Murugan, C Rebeiro, N Gala, K Veezhinathan
Proceedings of the Hardware and Architectural Support for Security and …, 2017
662017
LFSR based stream ciphers are vulnerable to power attacks
S Burman, D Mukhopadhyay, K Veezhinathan
Progress in Cryptology–INDOCRYPT 2007: 8th International Conference on …, 2007
652007
A bus encoding technique for power and cross-talk minimization
P Subrahmanya, R Manimegalai, V Kamakoti, M Mutyam
17th International Conference on VLSI Design. Proceedings., 443-448, 2004
622004
SHAKTI processors: An open-source hardware initiative
N Gala, A Menon, R Bodduna, GS Madhusudan, V Kamakoti
2016 29th International Conference on VLSI Design and 2016 15th …, 2016
602016
Glitch-aware pattern generation and optimization framework for power-safe scan test
VR Devanathan, CP Ravikumar, V Kamakoti
25th IEEE VLSI Test Symposium (VTS'07), 167-172, 2007
522007
SHAKTI-F: A fault tolerant microprocessor architecture
S Gupta, N Gala, GS Madhusudan, V Kamakoti
2015 IEEE 24th Asian Test Symposium (ATS), 163-168, 2015
482015
Dynamic coding technique for low-power data bus
M Madhu, VS Murty, V Kamakoti
IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings., 252-253, 2003
472003
Brutus: Refuting the Security Claims of the Cache Timing Randomization Countermeasure Proposed in CEASER
R Bodduna, V Ganesan, P Slpsk, K Veezhinathan, C Rebeiro
IEEE Computer Architecture Letters 19 (1), 9-12, 2020
442020
ProBLeSS: A proactive blockchain based spectrum sharing protocol against SSDF attacks in cognitive radio IoBT networks
M Patnaik, G Prabhu, C Rebeiro, V Matyas, K Veezhinathan
IEEE Networking Letters 2 (2), 67-70, 2020
412020
Karna: A gate-sizing based security aware EDA flow for improved power side-channel attack protection
P Slpsk, PK Vairam, C Rebeiro, V Kamakoti
2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2019
402019
System-on-programmable-chip implementation for on-line face recognition
AP Kumar, V Kamakoti, S Das
Pattern Recognition Letters 28 (3), 342-349, 2007
402007
Ultra folded high-speed architectures for Reed Solomon decoders
K Seth, KN Viswajith, S Srinivasan, V Kamakoti
19th International Conference on VLSI Design held jointly with 5th …, 2006
382006
PROLEMus: A proactive learning-based MAC protocol against PUEA and SSDF attacks in energy constrained cognitive radio networks
M Patnaik, V Kamakoti, V Matyáš, V Řchák
IEEE Transactions on Cognitive Communications and Networking 5 (2), 400-412, 2019
362019
PERI: A configurable posit enabled RISC-V core
S Tiwari, N Gala, C Rebeiro, V Kamakoti
ACM Transactions on Architecture and Code Optimization (TACO) 18 (3), 1-26, 2021
342021
The Implications of Shared Data Synchronization Techniques on {Multi-Core} Energy {Efficiency}
A Gautham, K Korgaonkar, P Slpsk, S Balachandran, K Veezhinathan
2012 Workshop on Power-Aware Computing and Systems (HotPower 12), 2012
342012
A stochastic pattern generation and optimization framework for variation-tolerant, power-safe scan test
VR Devanathan, CP Ravikumar, V Kamakoti
2007 IEEE International Test Conference, 1-10, 2007
332007
On power-profiling and pattern generation for power-safe scan tests
VR Devanathan, CP Ravikumar, V Kamakoti
2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6, 2007
332007
Face recognition using weighted modular principle component analysis
AP Kumar, S Das, V Kamakoti
Neural Information Processing: 11th International Conference, ICONIP 2004 …, 2004
332004
Il sistema al momento non può eseguire l'operazione. Riprova più tardi.
Articoli 1–20