Ikuti
Armin Tajalli
Judul
Dikutip oleh
Dikutip oleh
Tahun
Methods and systems for noise resilient, pin-efficient and low power communications with sparse signaling codes
H Cronie, A Shokrollahi, A Tajalli
US Patent 8,649,445, 2014
1822014
Implementing ultra-high-value floating tunable CMOS resistors
A Tajalli, Y Leblebici, EJ Brauer
Electronics letters 44 (5), 349-351, 2008
1562008
Efficient processing and detection of balanced codes
A Tajalli, H Cronie, A Shokrollahi
US Patent 8,593,305, 2013
1512013
Subthreshold source-coupled logic circuits for ultra-low-power applications
A Tajalli, EJ Brauer, Y Leblebici, E Vittoz
IEEE Journal of Solid-State Circuits 43 (7), 1699-1710, 2008
1452008
A review on quantum computing: From qubits to front-end electronics and cryogenic MOSFET physics
F Jazaeri, A Beckers, A Tajalli, JM Sallese
2019 MIXDES-26th International Conference" Mixed Design of Integrated …, 2019
1382019
Methods and systems for noise resilient, pin-efficient and low power communications with sparse signaling codes
H Cronie, A Shokrollahi, A Tajalli
US Patent 9,154,252, 2015
982015
Extreme low-power mixed signal IC design: subthreshold source-coupled circuits
A Tajalli, Y Leblebici
Springer Science & Business Media, 2010
952010
Symmetric is linear equalization circuit with increased gain
A Tajalli
US Patent 9,148,087, 2015
862015
High performance phase locked loop
A Tajalli
US Patent 10,057,049, 2018
802018
Design trade-offs in ultra-low-power digital nanoscale CMOS
A Tajalli, Y Leblebici
IEEE Transactions on Circuits and Systems I: Regular Papers 58 (9), 2189-2200, 2011
792011
A Slew Controlled LVDS Output Driver Circuit in 0.18 m CMOS Technology
A Tajalli, Y Leblebici
IEEE journal of solid-state circuits 44 (2), 538-548, 2009
662009
Vector signaling codes for densely-routed wire groups
A Shokrollahi, A Hormati, A Tajalli
US Patent 10,333,741, 2019
632019
High speed communications system
A Hormati, A Tajalli, A Shokrollahi
US Patent 9,832,046, 2017
622017
10.1 A pin-efficient 20.83 Gb/s/wire 0.94 pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS
A Shokrollahi, D Carnelli, J Fox, K Hofstra, B Holden, A Hormati, P Hunt, ...
2016 IEEE International Solid-State Circuits Conference (ISSCC), 182-183, 2016
582016
Lock detector for phase lock loop
A Tajalli
US Patent 9,906,358, 2018
502018
Voltage sampler driver with enhanced high-frequency gain
A Tajalli
US Patent 10,003,315, 2018
442018
Multi-modal data-driven clock recovery circuit
A Tajalli, A Hormati
US Patent 10,693,473, 2020
422020
Ultra low power subthreshold MOS current mode logic circuits using a novel load device concept
A Tajalli, E Vittoz, Y Leblebici, EJ Brauer
ESSCIRC 2007-33rd European Solid-State Circuits Conference, 304-307, 2007
422007
A 1.02-pJ/b 20.83-Gb/s/wire USR transceiver using CNRZ-5 in 16-nm FinFET
A Tajalli, MB Parizi, DA Carnelli, C Cao, K Gharibdoust, D Gorret, A Gupta, ...
IEEE Journal of Solid-State Circuits 55 (4), 1108-1123, 2020
412020
Hybrid NRZ/multi-tone serial data transceiver for multi-drop memory interfaces
K Gharibdoust, A Tajalli, Y Leblebici
IEEE Journal of Solid-State Circuits 50 (12), 3133-3144, 2015
412015
Sistem tidak dapat melakukan operasi ini. Coba lagi nanti.
Artikel 1–20