Sudeb Dasgupta

Dikutip oleh

	Semua	Sejak 2020
Kutipan	3613	1836
indeks-h	32	22
indeks-i10	87	54

520

260

130

390

200720082009201020112012201320142015201620172018201920202021202220232024202512 16 21 38 98 102 127 160 201 199 235 240 224 239 329 335 380 502 50

Akses publik

Lihat semua

4 artikel

16 artikel

tersedia

tidak tersedia

Berdasarkan pada mandat pendanaan

Pengarang bersama

Bulusu AnandIndian Institute of Technology RoorkeeEmail yang diverifikasi di ece.iitr.ac.in
Saxena A KNBA Accd Visiting Chairman(ex-professor of electronics and communication engg university of roorkeeEmail yang diverifikasi di iitr.ac.in
Navjeet BaggaAssistant Professor@ IIT BhubaneswarEmail yang diverifikasi di iitbbs.ac.in
Brajesh Kumar KaushikProfessor of Electronics and Communication Engg., IIT-RoorkeeEmail yang diverifikasi di iitr.ac.in
Dr. Balwinder RajNational Institute of Technology JalandharEmail yang diverifikasi di nitj.ac.in
Ramesh VaddiSRM University Andhra PradeshEmail yang diverifikasi di srmap.edu.in
Pankaj Kumar PalAssistant Professor, Department of Electronics Engineering, NIT UttarakhandEmail yang diverifikasi di nituk.ac.in
S S RathodSardar Patel Institute of TechnologyEmail yang diverifikasi di spit.ac.in
Nitanshu ChauhanIndian Institute of Technology Bhilai , Indian Institute of Technology RoorkeeEmail yang diverifikasi di iitbhilai.ac.in
Ashutosh NandiAssistant professor at NIT KurukshetraEmail yang diverifikasi di nitkkr.ac.in
Maheshwaram SatishAssistant Professor, National Institute of Technology Warangal, Warangal, Telangana, India - 506004Email yang diverifikasi di nitw.ac.in
Dr. Khoirom Johnson SinghAssistant Professor, Dhanamanjuri University (DMU), Manipur (Ph.D. from IIT Roorkee)Email yang diverifikasi di ec.iitr.ac.in
Dr. Abhishek BhattacharjeeAssistant Professor, TIT NarsingarhEmail yang diverifikasi di iitr.ac.in
Shashank BanchhorAnalog Design Engineer, IntelEmail yang diverifikasi di intel.com
DINESH KUSHWAHAResearch Scholar IIT Roorkee, Intel Labs BangaloreEmail yang diverifikasi di ec.iitr.ac.in
Dr. Santosh Kumar VishvakarmaIndian Institute of Technology IndoreEmail yang diverifikasi di iiti.ac.in
Dr. Savitesh SharmaSiddartha Institute of Science and TechnologyEmail yang diverifikasi di ec.iitr.ac.in
Arvind SharmaR&D Engineer @ imecEmail yang diverifikasi di imec.be
Gaurav kaushalABV-IIITM GwaliorEmail yang diverifikasi di iiitm.ac.in
Dr. Naushad AlamDepartment of Electronics Engineering, ZHCET, Aligarh Muslim UniversityEmail yang diverifikasi di amu.ac.in

Ikuti

Sudeb Dasgupta

Department of Electronics and Communication Engineering, IIT Roorkee

Email yang diverifikasi di iitr.ac.in

Low Power Design Nanoscale Device Modelling Radiation Hard ICs and Devices


Judul Urutkan menurut kutipan Urutkan menurut tahun Urutkan menurut judul	Dikutip oleh Dikutip oleh	Tahun
Device and circuit co-design robustness studies in the subthreshold logic for ultralow-power applications for 32 nm CMOS R Vaddi, S Dasgupta, RP Agarwal IEEE Transactions on Electron Devices 57 (3), 654-664, 2010	191*	2010
Nanoscale FinFET based SRAM cell design: analysis of performance metric, process variation, underlapped FinFET, and temperature effect B Raj, AK Saxena, S Dasgupta IEEE Circuits and Systems Magazine 11 (3), 38-50, 2011	152	2011
Effect of well and substrate potential modulation on single event pulse shape in deep submicron CMOS S DasGupta, AF Witulski, BL Bhuva, ML Alles, RA Reed, OA Amusan, ... IEEE Transactions on Nuclear Science 54 (6), 2407-2412, 2007	133	2007
Antifungal Activity of Some Plant Extracts Against Fungal Pathogens of Tea (Camellia sinensis.) D Saha, S Dasgupta, A Saha Pharmaceutical biology 43 (1), 87-91, 2005	103	2005
A Comparative Study of 6T, 8T and 9T Decanano SRAM cell P Athe, S Dasgupta 2009 IEEE Symposium on Industrial Electronics & Applications 2, 889-894, 2009	99	2009
Surface potential and drain current analytical model of gate all around triple metal TFET N Bagga, S Dasgupta IEEE Transactions on Electron Devices 64 (2), 606-613, 2017	88	2017
Investigation of symmetric dual-k spacer trigate FinFETs from delay perspective PK Pal, BK Kaushik, S Dasgupta IEEE Transactions on Electron Devices 61 (11), 3579-3585, 2014	84	2014
Recent trend of FinFET devices and its challenges: A review RS Pal, S Sharma, S Dasgupta 2017 Conference on Emerging Devices and Smart Systems (ICEDSS), 150-154, 2017	83	2017
High-performance and robust SRAM cell based on asymmetric dual-k spacer FinFETs PK Pal, BK Kaushik, S Dasgupta IEEE Transactions on Electron Devices 60 (10), 3371-3377, 2013	82	2013
Analytical modeling for the estimation of leakage current and subthreshold swing factor of nanoscale double gate FinFET device B Raj, AK Saxena, S Dasgupta Microelectronics International 26 (1), 53-63, 2009	77	2009
Demonstration of a novel two source region tunnel FET N Bagga, A Kumar, S Dasgupta IEEE Transactions on Electron Devices 64 (12), 5256-5262, 2017	76	2017
Design and analysis of analog performance of dual-k spacer underlap N/P-FinFET at 12 nm gate length A Nandi, AK Saxena, S Dasgupta IEEE transactions on electron devices 60 (5), 1529-1535, 2013	75	2013
Analytical modeling of a double gate MOSFET considering source/drain lateral Gaussian doping profile A Nandi, AK Saxena, S Dasgupta IEEE Transactions on Electron Devices 60 (11), 3705-3709, 2013	66	2013
Asymmetric dual-spacer trigate FinFET device-circuit codesign and its variability analysis PK Pal, BK Kaushik, S Dasgupta IEEE Transactions on Electron Devices 62 (4), 1105-1112, 2015	60	2015
FPGA: An efficient and promising platform for real-time image processing applications S Mittal, S Gupta, S Dasgupta National Conference On Research and Development In Hardware Systems (CSI-RDHS), 2008	60	2008
Two dimensional analytical modeling for asymmetric 3T and 4T double gate tunnel FET in sub-threshold region: Potential and electric field M Yadav, A Bulusu, S Dasgupta Microelectronics Journal 44 (12), 1251-1259, 2013	55	2013
A compact drain current and threshold voltage quantum mechanical analytical modeling for FinFETs B Raj, AK Saxena, S Dasgupta Journal of Nanoelectronics and Optoelectronics (JNO), USA 3 (2), 163-170, 2008	55	2008
Quantum mechanical analytical modeling of nanoscale DG FinFET: evaluation of potential, threshold voltage and source/drain resistance B Raj, AK Saxena, S Dasgupta Materials science in semiconductor processing 16 (4), 1131-1137, 2013	51	2013
System generator: The state-of-art FPGA design tool for dsp applications S Mittal, S Gupta, S Dasgupta Third International Innovative Conference On Embedded Systems, Mobile …, 2008	45	2008
Radiation effects in Si-NW GAA FET and CMOS inverter: A TCAD simulation study G Kaushal, SS Rathod, S Maheshwaram, SK Manhas, AK Saxena, ... IEEE Transactions on Electron Devices 59 (5), 1563-1566, 2012	44	2012

Sistem tidak dapat melakukan operasi ini. Coba lagi nanti.

Artikel 1–20

Kutipan per tahun

Kutipan duplikat

Kutipan yang digabung

Tambahkan pengarang bersamaPengarang bersama

Ikuti

Dikutip oleh

Pengarang bersama