Aviral Shrivastava

Citée par

	Toutes	Depuis 2019
Citations	4152	1897
indice h	35	21
indice i10	106	53

400

200

100

300

20042005200620072008200920102011201220132014201520162017201820192020202120222023202416 18 30 71 84 67 102 157 133 226 274 244 236 279 227 256 227 349 385 359 319

Accès public

Tout afficher

55 articles

1 article

disponibles

non disponibles

Sur la base des exigences liées au financement

Coauteurs

Nikil DuttDistinguished Professor, CS, EECS & Cognitive Sciences, University of California, IrvineAdresse e-mail validée de uci.edu
kyoungwoo leeDepartment of Computer Science, Yonsei UniversityAdresse e-mail validée de yonsei.ac.kr
Reiley JeyapaulSenior Research Engineer, ARM, Austin, USAAdresse e-mail validée de arm.com
Jongeun LeeProfessor in EE, UNISTAdresse e-mail validée de unist.ac.kr
Mohammad Khayatian, PhDVecna RoboticsAdresse e-mail validée de vecnarobotics.com
Yunheung PaekSeoul National University, Department of Electrical and Computer EngineeringAdresse e-mail validée de snu.ac.kr
Moslem DidehbanArizona State UniversityAdresse e-mail validée de asu.edu
Alex NicolauProfessor of Computer Science, University of CaliforniaAdresse e-mail validée de ics.uci.edu
Ke BaiGoogle, Arizona State UniversityAdresse e-mail validée de asu.edu
Mohammadreza MehrabianSouth Dakota School of Mines and TechnologyAdresse e-mail validée de sdsmt.edu
Mahesh BalasubramanianQualcomm Corporate R&DAdresse e-mail validée de asu.edu
mahdi hamzehArizona State UniversityAdresse e-mail validée de asu.edu
Preeti Ranjan PandaProfessor in Computer Science and Engineering, Indian Institute of Technology DelhiAdresse e-mail validée de cse.iitd.ac.in
Nalini VenkatasubramanianProfessor of Computer Science, University of California, IrvineAdresse e-mail validée de uci.edu
Yooseong KimMercedes-Benz R&D North AmericaAdresse e-mail validée de mercedes-benz.com
Youngbin KimETRI (Electronics and Telecommunications Research Institute)Adresse e-mail validée de etri.re.kr
Jian CaiArizona State UniversityAdresse e-mail validée de asu.edu
Patricia DerlerAdresse e-mail validée de eecs.berkeley.edu
Hugo A. AndradeXilinx, The University of Texas at Austin, NaAdresse e-mail validée de utexas.edu
Ya-Shian Li-BaboudComputer Scientist, National Institute of Standards and TechnologyAdresse e-mail validée de nist.gov

Suivre

Aviral Shrivastava

Arizona State University

Adresse e-mail validée de asu.edu - Page d'accueil

ML Accelerators Reliability CGRAs Cyber-Physical Systems


Titre Trier par citations Trier par année Trier par titre	Citée par Citée par	Année
EPIMap: Using epimorphism to map applications on CGRAs M Hamzeh, A Shrivastava, S Vrudhula Proceedings of the 49th Annual Design Automation Conference, 1284-1291, 2012	182	2012
Power-efficient system design PR Panda, BVN Silpa, A Shrivastava, K Gummidipudi Springer Science & Business Media, 2010	170	2010
REGIMap: Register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs) M Hamzeh, A Shrivastava, S Vrudhula Proceedings of the 50th Annual Design Automation Conference, 1-10, 2013	140	2013
Dmazerunner: Executing perfectly nested loops on dataflow accelerators S Dave, Y Kim, S Avancha, K Lee, A Shrivastava ACM Transactions on Embedded Computing Systems (TECS) 18 (5s), 1-27, 2019	105	2019
nZDC: A compiler technique for near zero silent data corruption M Didehban, A Shrivastava Proceedings of the 53rd Annual Design Automation Conference, 1-6, 2016	102	2016
Mitigating soft error failures for multimedia applications by selective data protection K Lee, A Shrivastava, I Issenin, N Dutt, N Venkatasubramanian Proceedings of the 2006 international conference on Compilers, architecture …, 2006	95	2006
Hardware acceleration of sparse and irregular tensor computations of ml models: A survey and insights S Dave, R Baghdadi, T Nowatzki, S Avancha, A Shrivastava, B Li Proceedings of the IEEE 109 (10), 1706-1752, 2021	94	2021
RAMP: Resource-aware mapping for CGRAs S Dave, M Balasubramanian, A Shrivastava Proceedings of the 55th Annual Design Automation Conference, 1-6, 2018	94	2018
CuMAPz: A tool to analyze memory access patterns in CUDA Y Kim, A Shrivastava Proceedings of the 48th design automation conference, 128-133, 2011	73	2011
SPKM: A novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures JW Yoon, A Shrivastava, S Park, M Ahn, R Jeyapaul, Y Paek 2008 Asia and south pacific design automation conference, 776-782, 2008	69	2008
A graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architectures JW Yoon, A Shrivastava, S Park, M Ahn, Y Paek IEEE transactions on very large scale integration (VLSI) systems 17 (11 …, 2009	68	2009
An efficient compiler technique for code size reduction using reduced bit-width ISAs A Halambi, A Shrivastava, P Biswas, N Dutt, A Nicolau Proceedings 2002 Design, Automation and Test in Europe Conference and …, 2002	68	2002
Encoding and monitoring responsibility sensitive safety rules for automated vehicles in signal temporal logic M Hekmatnejad, S Yaghoubi, A Dokhanchi, HB Amor, A Shrivastava, ... Proceedings of the 17th ACM-IEEE International Conference on Formal Methods …, 2019	67	2019
Heap data management for limited local memory (llm) multi-core processors K Bai, A Shrivastava Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware …, 2010	65	2010
RIM: Robust intersection management for connected autonomous vehicles M Khayatian, M Mehrabian, A Shrivastava 2018 IEEE Real-Time Systems Symposium (RTSS), 35-44, 2018	64	2018
Compilation techniques for energy reduction in horizontally partitioned cache architectures A Shrivastava, I Issenin, N Dutt Proceedings of the 2005 international conference on Compilers, architectures …, 2005	62	2005
Quantitative analysis of control flow checking mechanisms for soft errors A Shrivastava, A Rhisheekesan, R Jeyapaul, CJ Wu Proceedings of the 51st Annual Design Automation Conference, 1-6, 2014	61	2014
Bypass aware instruction scheduling for register file power reduction S Park, A Shrivastava, N Dutt, A Nicolau, Y Paek, E Earlie ACM Sigplan Notices 41 (7), 173-181, 2006	61	2006
Exploiting residue number system for power-efficient digital signal processing in embedded processors R Chokshi, KS Berezowski, A Shrivastava, SJ Piestrak Proceedings of the 2009 international conference on Compilers, architecture …, 2009	58	2009
Branch-aware loop mapping on cgras M Hamzeh, A Shrivastava, S Vrudhula Proceedings of the 51st Annual Design Automation Conference, 1-6, 2014	55	2014

Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.

Articles 1–20

Nombre de citations par an

Citations en double

Citations fusionnées

Ajouter les coauteursCoauteurs

Suivre

Citée par

Coauteurs