Follow
Karnam Uday Bhaskar
Karnam Uday Bhaskar
System Validation Engineer at Intel Corporation
Verified email at intel.com
Title
Cited by
Cited by
Year
A universal random test generator for functional verification of microprocessors and system-on-chip
KU Bhaskar, M Prasanth, G Chandramouli, V Kamakoti
18th International Conference on VLSI Design held jointly with 4th …, 2005
172005
A Framework for Automatic Assembly Program Generator (A^ 2PG) for Verification and Testing of Processor Cores
KU Bhaskar, M Prasanth, V Kamakoti, K Maneparambil
14th Asian Test Symposium (ATS'05), 40-45, 2005
22005
Pariksa - Functional Verification Tool for x86 Architecture
VK K Uday Bhaskar, G Chandramouli
8th VLSI Design & Test Workshop (VDAT), 492-502, 2004
2004
The system can't perform the operation now. Try again later.
Articles 1–3