Loading...
The system can't perform the operation now. Try again later.
Articles
Case law
Profiles
My profile
My library
Metrics
Alerts
Settings
Get journal articles
Get journal articles
Profiles
My profile
My library
Majid Ali
Electrical Engineering Student
Verified email at namal.edu.pk
Cited by 7197
Digital Electronics
Computer Architecture
RISC-V
Daniel Grosse
Full Professor at Johannes Kepler University Linz
Verified email at jku.at
Cited by 5139
embedded systems
virtual prototyping
verification
RISC-V
SystemC
Gianluca Furano
European Space Agency
Verified email at esa.int
Cited by 2185
Space
Electronics
Reliability
Artificial Intelligence
RISC-V
Adam Teman
Bar Ilan University
Verified email at biu.ac.il
Cited by 2064
Embedded Memories
Energy Efficient Circuit Design
Domain-Specific Architectures
RISC-V
Physical Design
Biao Pan
Beihang University
Verified email at buaa.edu.cn
Cited by 1520
Computing-in-memory
Neuromorphic Computing
MRAM
RISC-V
Vladimir Herdt
Senior Researcher at University of Bremen / DFKI GmbH
Verified email at uni-bremen.de
Cited by 1021
Virtual Prototyping
Verification
Formal Methods
RISC-V
Taeweon Suh
Korea University
Verified email at korea.ac.kr
Cited by 966
RISC-V
Neural Processing Unit
Hardware Security
Màrius Montón
Assistant Professor Microelectronics Dpt. Universitat Autònoma de Barcelona
Verified email at uab.cat
Cited by 776
Microelectronics
SystemC
Embedded
RISC-V
Weize Yu
Shandong University
Verified email at sdu.edu.cn
Cited by 728
Side-Channel Attacks
VLSI
Cryptography
FEC
RISC-V
Tim Fritzmann
PhD Candidate Technical University Munich
Verified email at tum.de
Cited by 568
Hardware-Security
Post-Quantum Cryptography
Lattice-based Cryptography
RISC-V
1 - 10
Privacy
Terms
Help
About Scholar
Search help