Profiles

Prof. Anirban Sengupta, IEEE Distinguished Visitor, IEEE Distinguished Lecturer, FIET, FBCS

Professor, CSE, Indian Institute of Technology (IIT) Indore

Verified email at iiti.ac.in

Cited by 3343

IP Protection High Level Synthesis Hardware Security and Trust CAD for VLSI

Stefano Quer

Politecnico di Torino, Dept. of Control and Computer Engineering

Verified email at polito.it

Cited by 1633

CAD for VLSI formal methods computation parallel architecture embedded systems

Sneh Saurabh

IIIT, Delhi

Verified email at iiitd.ac.in

Cited by 1409

Nanoelectronics Emerging Electronics Devices Energy Efficient Circuits and Devices CAD for VLSI

niranjan chiplunkar

Professor of Computer Science, NMAM Institute of Technology, Nitte

Verified email at nitte.edu.in

Cited by 867

CAD for VLSI

Tuhina Samanta

Associate Professor, Information Technology, Indian Institute of Engineering Science and …

Verified email at it.iiests.ac.in

Cited by 733

Algorithms Heuristics CAD for VLSI Wireless sensor network

Bassem A. Abdullah

Associate Professor of Computer and System Engineering, Ain Shams University

Verified email at eng.asu.edu.eg

Cited by 518

Computer Architecture CAD for VLSI Embedded Systems Pattern Recognition Medical Imaging

Chia-Hung (Terry) Liu

National Chiao Tung University

Verified email at nctu.edu.tw

Cited by 352

AI chip design Compiler Electronics design automation CAD for VLSI Algorithmic microfluidics

Dipanjan Roy

Assistant Professor, Institute for Development and Research in Banking Technology

Verified email at idrbt.ac.in

Cited by 309

Hardware Assisted security Electronic Design Automation High Level Synthesis IP Core Protection CAD for VLSI

Mrigank (Rig) Sharma

TDK,InvenSense, UCSB, UBC

Verified email at ece.ubc.ca

Cited by 304

MEMS design testing Nonlinear dynamics CAD for VLSI

Sandeep Chatterjee

Software Engineer, Google Inc.

Verified email at google.com

Cited by 235

Electromigration CAD for VLSI Embedded Systems

1 - 10