Folgen
Yuan Xie
Yuan Xie
Chair Professor of Hong Kong University of Science and Technology (HKUST)
Bestätigte E-Mail-Adresse bei ust.hk - Startseite
Titel
Zitiert von
Zitiert von
Jahr
Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory
P Chi, S Li, C Xu, T Zhang, J Zhao, Y Liu, Y Wang, Y Xie
ACM SIGARCH Computer Architecture News 44 (3), 27-39, 2016
18112016
Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory
X Dong, C Xu, Y Xie, NP Jouppi
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2012
13912012
Towards artificial general intelligence with hybrid Tianjic chip architecture
J Pei, L Deng, S Song, M Zhao, Y Zhang, S Wu, G Wang, Z Zou, Z Wu, ...
Nature 572 (7767), 106-111, 2019
9672019
Model compression and hardware acceleration for neural networks: A comprehensive survey
L Deng, G Li, S Han, L Shi, Y Xie
Proceedings of the IEEE 108 (4), 485-532, 2020
9152020
Direct training for spiking neural networks: Faster, larger, better
Y Wu, L Deng, G Li, J Zhu, Y Xie, L Shi
Proceedings of the AAAI conference on artificial intelligence 33 (01), 1311-1318, 2019
7012019
Design space exploration for 3D architectures
Y Xie, GH Loh, B Black, K Bernstein
ACM Journal on Emerging Technologies in Computing Systems (JETC) 2 (2), 65-103, 2006
6422006
Tackling the qubit mapping problem for NISQ-era quantum devices
G Li, Y Ding, Y Xie
Proceedings of the twenty-fourth international conference on architectural …, 2019
5672019
Design and management of 3D chip multiprocessors using network-in-memory
F Li, C Nicopoulos, T Richardson, Y Xie, V Narayanan, M Kandemir
ACM SIGARCH Computer Architecture News 34 (2), 130-141, 2006
5522006
A novel architecture of the 3D stacked MRAM L2 cache for CMPs
G Sun, X Dong, Y Xie, J Li, Y Chen
2009 IEEE 15th International Symposium on High Performance Computer …, 2009
5402009
Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories
S Li, C Xu, Q Zou, J Zhao, Y Lu, Y Xie
Proceedings of the 53rd Annual Design Automation Conference, 1-6, 2016
5222016
Cambricon: An instruction set architecture for neural networks
S Liu, Z Du, J Tao, D Han, T Luo, Y Xie, Y Chen, T Chen
ACM SIGARCH Computer Architecture News 44 (3), 393-405, 2016
5072016
Hybrid cache architecture with disparate memory technologies
X Wu, J Li, L Zhang, E Speight, R Rajamony, Y Xie
ACM SIGARCH computer architecture news 37 (3), 34-45, 2009
4862009
Drisa: A dram-based reconfigurable in-situ accelerator
S Li, D Niu, KT Malladi, H Zheng, B Brennan, Y Xie
Proceedings of the 50th Annual IEEE/ACM International Symposium on …, 2017
4652017
DLAU: A scalable deep learning accelerator unit on FPGA
C Wang, L Gong, Q Yu, X Li, Y Xie, X Zhou
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2016
4412016
Processor design in 3D die-stacking technologies
GH Loh, Y Xie, B Black
Ieee Micro 27 (3), 31-48, 2007
4302007
Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement
X Dong, X Wu, G Sun, Y Xie, H Li, Y Chen
Proceedings of the 45th annual design automation conference, 554-559, 2008
4292008
Overcoming the challenges of crossbar resistive memory architectures
C Xu, D Niu, N Muralimanohar, R Balasubramonian, T Zhang, S Yu, Y Xie
2015 IEEE 21st international symposium on high performance computer …, 2015
4102015
A novel dimensionally-decomposed router for on-chip communication in 3D architectures
J Kim, C Nicopoulos, D Park, R Das, Y Xie, V Narayanan, MS Yousif, ...
Proceedings of the 34th annual international symposium on Computer …, 2007
3642007
Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs
A Jog, AK Mishra, C Xu, Y Xie, V Narayanan, R Iyer, CR Das
Proceedings of the 49th Annual Design Automation Conference, 243-252, 2012
3572012
Hygcn: A gcn accelerator with hybrid architecture
M Yan, L Deng, X Hu, L Liang, Y Feng, X Ye, Z Zhang, D Fan, Y Xie
2020 IEEE International Symposium on High Performance Computer Architecture …, 2020
3482020
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20