Folgen
Arighna Deb
Arighna Deb
Assistant Professor, School of Electronics Engineering, KIIT University
Bestätigte E-Mail-Adresse bei kiit.ac.in
Titel
Zitiert von
Zitiert von
Jahr
Automated equivalence checking method for majority based in-memory computing on reram crossbars
A Deb, K Datta, M Hassan, S Shirinzadeh, R Drechsler
Proceedings of the 28th Asia and South Pacific Design Automation Conference …, 2023
132023
Gates vs. splitters: Contradictory optimization objectives in the synthesis of optical circuits
A Deb, R Wille, O Keszöcze, S Hillmich, R Drechsler
ACM Journal on Emerging Technologies in Computing Systems (JETC) 13 (1), 1-13, 2016
132016
Synthesis of optical circuits using binary decision diagrams
A Deb, R Wille, O Keszöcze, S Shirinzadeh, R Drechsler
Integration 59, 42-51, 2017
122017
Exploring the potential benefits of alternative quantum computing architectures
A Deb, GW Dueck, R Wille
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2020
92020
Dedicated synthesis for MZI-based optical circuits based on AND-inverter graphs
A Deb, R Wille, R Drechsler
2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 233-238, 2017
82017
OR-inverter graphs for the synthesis of optical circuits
A Deb, R Wille, R Drechsler
2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL), 278-283, 2017
82017
Towards exploring the potential of alternative quantum computing architectures
A Deb, GW Dueck, R Wille
2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 682-685, 2020
62020
An efficient reduction of common control lines for reversible circuit optimization
A Deb, R Wille, R Drechsler, DK Das
2015 IEEE International Symposium on Multiple-Valued Logic, 14-19, 2015
62015
An efficient design for testability approach of reversible logic circuits
J Mondal, A Deb, DK Das
Journal of Circuits, Systems and Computers 30 (06), 2150094, 2021
52021
Reversible circuit synthesis of symmetric functions using a simple regular structure
A Deb, DK Das, H Rahaman, BB Bhattacharya, R Wille, R Drechsler
Reversible Computation: 5th International Conference, RC 2013, Victoria, BC …, 2013
52013
Extending the design space of dynamic quantum circuits for Toffoli based network
A Kole, A Deb, K Datta, R Drechsler
2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023
42023
Reversible synthesis of symmetric functions with a simple regular structure and easy testability
A Deb, DK Das, H Rahaman, R Wille, R Drechsler, BB Bhattacharya
ACM Journal on Emerging Technologies in Computing Systems (JETC) 12 (4), 1-29, 2016
42016
Dynamic realization of multiple control Toffoli gate
A Kole, A Deb, K Datta, R Drechsler
2024 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2024
32024
Design space exploration of matrix–matrix convolution operation
P Behera, A Deb
Journal of Circuits, Systems and Computers 30 (16), 2150288, 2021
32021
Design and Analyses of a Food Protein Sensing System Based on Memristive Properties
R Goswami, A Deb, RD Rathi, P Mahajan
Electrical and Electronic Devices, Circuits, and Materials: Technological …, 2021
32021
ReSG: A Data Structure for Verification of Majority-based In-memory Computing on ReRAM Crossbars
K Bhunia, A Deb, K Datta, M Hassan, S Shirinzadeh, R Drechsler
ACM Transactions on Embedded Computing Systems 23 (6), 1-24, 2024
22024
Detailed fault model for physical quantum circuits
A Deb, DK Das
2019 IEEE 28th Asian Test Symposium (ATS), 153-1535, 2019
22019
An iterative structure for synthesizing symmetric functions using quantum-dot cellular automata
A Deb, DK Das
Microprocessors and Microsystems 53, 157-167, 2017
22017
A regular network of symmetric functions in quantum-dot cellular automata
A Deb, DK Das
18th International Symposium on VLSI Design and Test, 1-6, 2014
22014
Modular design for symmetric functions using quantum quaternary logic
A Deb, DK Das, S Sur-Kolay
2013 International Symposium on Electronic System Design, 143-147, 2013
22013
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20