متابعة
Tiziano Villa
Tiziano Villa
Professore d'informatica, Universita' di Verona
بريد إلكتروني تم التحقق منه على univr.it
عنوان
عدد مرات الاقتباسات
عدد مرات الاقتباسات
السنة
VIS: A system for verification and synthesis‏
RK Brayton, GD Hachtel, A Sangiovanni-Vincentelli, F Somenzi, A Aziz, ...‏
Computer Aided Verification: 8th International Conference, CAV'96 New …, 1996‏
9801996
NOVA: State assignment of finite state machines for optimal two-level logic implementations‏
T Villa, A Sangiovanni-Vincentelli‏
Proceedings of the 26th ACM/IEEE Design Automation Conference, 327-332, 1989‏
5391989
Multi-valued decision diagrams: theory and applications‏
T Kam, T Villa, R Brayton, A Sangiovanni-Vincentelli‏
Multiple-Valued Logic 4 (1), 9-62, 1998‏
3321998
A platform-based design methodology with contracts and related tools for the design of cyber-physical systems‏
P Nuzzo, AL Sangiovanni-Vincentelli, D Bresolin, L Geretti, T Villa‏
Proceedings of the IEEE 103 (11), 2104-2132, 2015‏
1712015
Synthesis of finite state machines: functional optimization‏
T Kam, T Villa, RK Brayton, AL Sangiovanni-Vincentelli‏
Springer Science & Business Media, 2013‏
1422013
Complexity of two-level logic minimization‏
C Umans, T Villa, AL Sangiovanni-Vincentelli‏
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2006‏
1382006
Synthesis of finite state machines: logic optimization‏
T Villa, T Kam, RK Brayton, AL Sangiovanni-Vincentelli‏
Springer Science & Business Media, 2012‏
1242012
A fully implicit algorithm for exact state minimization‏
T Kam, T Villa, R Brayton, A Sangiovanni-Vincentelli‏
Proceedings of the 31st annual Design Automation Conference, 684-690, 1994‏
1001994
Assume–guarantee verification of nonlinear hybrid systems with Ariadne‏
L Benvenuti, D Bresolin, P Collins, A Ferrari, L Geretti, T Villa‏
International Journal of Robust and Nonlinear Control 24 (4), 699-724, 2014‏
852014
Model matching for finite-state machines‏
MD Di Benedetto, A Sangiovanni-Vincentelli, T Villa‏
IEEE Transactions on Automatic Control 46 (11), 1726-1743, 2001‏
802001
Ariadne: a framework for reachability analysis of hybrid automata‏
A Balluchi, A Casagrande, P Collins, A Ferrari, T Villa, ...‏
MTNS 2006, 17th International Symposium on Mathematical Theory of Networks …, 2006‏
782006
Maximal safe set computation for idle speed control of an automotive engine‏
A Balluchi, L Benvenuti, MD Di Benedetto, GM Miconi, U Pozzi, T Villa, ...‏
International Workshop on Hybrid Systems: Computation and Control, 32-44, 2000‏
692000
Explicit and implicit algorithms for binate covering problems‏
T Villa, T Kam, RK Brayton, AL Sangiovanni-Vincenteili‏
IEEE Transactions on computer-Aided Design of integrated Circuits and …, 1997‏
691997
The unknown component problem: theory and applications‏
T Villa, N Yevtushenko, RK Brayton, A Mishchenko, A Petrenko, ...‏
Springer Science & Business Media, 2011‏
672011
Synthesis of FSMs: functional optimization‏
T Kam, T Villa, R Brayton, A Sangiovanni Vincentelli‏
Kluwer Academic Publishers, 1997‏
671997
Deterministic timed finite state machines: Equivalence checking and expressive power‏
D Bresolin, K El-Fakih, T Villa, N Yevtushenko‏
arXiv preprint arXiv:1408.5967, 2014‏
632014
A framework for satisfying input and output encoding constraints‏
A Saldanha, T Villa, RK Brayton, AL Sangiovanni-Vincentelli‏
Proceedings of the 28th ACM/IEEE Design Automation Conference, 170-175, 1991‏
631991
An FSM reengineering approach to sequential circuit synthesis by state splitting‏
L Yuan, G Qu, T Villa, A Sangiovanni-Vincentelli‏
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2008‏
552008
Optimization of multi-valued multi-level networks‏
M Gao, JH Jiang, Y Jiang, Y Li, A Mishchenko, S Sinha, T Villa, R Brayton‏
Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic, 168-177, 2002‏
542002
Solution of parallel language equations for logic synthesis‏
N Yevtushenko, T Villa, RK Brayton, A Petrenko‏
IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE …, 2001‏
522001
يتعذر على النظام إجراء العملية في الوقت الحالي. عاود المحاولة لاحقًا.
مقالات 1–20